A programmable Josephson voltage standard ͑PJVS͒ using superconductor/normal-metal/superconductor ͑SNS͒ Josephson junction arrays is promising for the next-generation Josephson voltage standard because of its programmable output voltage, short voltage-settling time ͑less than 1 ms͒, and large operating margins ͑greater than 1 mA͒. To date, a number of researchers have proposed or demonstrated the use of damped SNS junctions for a PJVS system. 1- 4 Benz et al. 5 first demonstrated a programmable 1 V Josephson voltage standard using Nb/ PdAu/ Nb junctions with an I c R n product of about 30 V, corresponding to a characteristic frequency of 15 GHz. Schulze et al. 6 reported the fabrication of junction arrays for a 10 V PJVS with a 200 A step width, which included 69 120 Nb/ AlO x / Al/ AlO x / Nb junctions. Chong et al. 7 demonstrated 3.87 V maximum output voltage with practical operating current margins greater than 1 mA using triple-stacked junctions with MoSi 2 barriers.
The National Institute of Advanced Industrial Science and Technology ͑AIST͒ and the National Institute of Standards and Technology ͑NIST͒ have cooperated in the development of NbN-based digital-to-analog converters ͑DACs͒ for PJVS systems. 8 The main advantage of NbN-based DACs is that they can operate at 10 K, which is accesible with practical cryocoolers.
Previously, we reported operation of an eight-bit DAC using a compact refrigeration system. 9 We have previously reported the fabrication of an 11-bit DAC for 10 V PJVSs that had two major problems. 10 One problem was very low fabrication yield, and another was poor microwave characteristics. The width of the constant-voltage step was less than 0.5 mA, and it required a large microwave power greater than 1 W. In this letter, we describe a fully operational 10 V programmable Josephson voltage standard with 1 mA current margins operating at 10.2 K on a cryocooler.
The fabrication process for the PJVS chip was simplified compared with the previous design. 8 Previously, we planarized both the base and counter electrode layers in order to avoid significant reduction of the wiring critical current I max . The wiring critical current was typically about 15 mA. It has been reported that junction heating in the array also reduces the wiring critical current for the array, and that a wide base electrode would improve the wiring critical current. 11 Therefore, we increased the width of the base electrode from 6 m to 17 m, which improved I max to greater than 20 mA. Thus, by using wide base electrodes we were able to skip the first planarization without reduction of I max .
Another significant factor that reduced our yield was poor insulation performance of our SiO 2 films, which caused short circuits between metal layers. The major cause of the pin holes in the SiO 2 films was found to be contamination of the surface of the base electrode due to high humidity in our clean room. We observed that our fabrication yield depended on the season, namely that the fabrication yield dropped during the rainy season ͑the beginning of the summer in Japan͒. After replacing the air conditioner in the clean room, we can now reliably maintain relative humidity at 50%.
Finally, the fabrication yield was improved by use of an interdigitated capacitor instead of a parallel-plate capacitor that was susceptible to oxide pin holes. From electromagnetic field simulations, we found that the low-pass filter using the interdigitated capacitor had some resonant peaks in the frequency dependence of the reflection coefficient S 11 . 12 We compared the frequency dependence of the current margin for fabricated simpler 1 V PJVS chips using the two types of capacitors. The frequency dependence for the parallel-plate capacitor was a little flatter than that for the interdigitated capacitor over the frequency range from 10 to 20 GHz. However, this result cannot be a serious disadvantage for the interdigitated capacitor because the microwave frequency will not be changed over a wide range when the PJVS chips are used for dc-voltage applications. The DAC chip is designed to use one tap to launch the microwave power and the microwave power was equally split to 32 arrays through a coplanar network circuit and dc blocking capacitors. A 16 GHz quarterwavelength coplanar waveguide ͑CPW͒ with a specific impedance of 36 ⍀ was connected to two 50 ⍀ CPWs, which functioned as a two-way splitter. Five consecutive stages of this two-way splitter were connected in series in order to divide the microwave power to 32 arrays. The center linewidth and the space between the center and outer conductors for both the 36 and 50 ⍀ CPWs were optimized using the electromagnetic field simulation taking into account the kinetic inductance of the NbN film. 12 This optimization of the specific impedance significantly reduced the microwave power required to achieve steps with 1 mA current range from 1 W to 400 mW. Table I summarizes the minimum current, maximum current, and current margins for the first step, which correspond to the black lines in Fig. 3 Figure 4 shows the magnification of the steps for the largest 14 cells. The nonfunctioning cell number 13 is not displayed. The current width was determined with a 10 V voltage threshold on the nanovoltmeter's 1 V scale. Because the dc-bias current sources were not designed for precision measurement, the current source contained both 50 Hz noise related to the cryocooler compressor and high-frequency noise from a computer bus. These noise sources are likely the cause of the 2 V wide noise on the steps. To confirm the flatness of these steps, the bias current circuits should be isolated electrically from the compressor and the computer; this measurement will be completed and discussed elsewhere in more detail.
All cells except the 13th cell have practical current margins greater than 1 mA, which indicates sufficient uniformity for the double-junction stacks. The cause of the defect in cell 13 might be a patterning defect that produced a junction of different area, resulting in a voltage step with a very different current range from the other junctions. At present, it is difficult to produce a perfect chip because of limited fabrication yield. Fortunately, even without one array we can still produce accurate programmable voltage over the full range from −10.16 V to + 10.16 V.
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